

FIG. 1

The timing diagram shows the following phases over time:

- Bus Clock 250 MHz:** A periodic square wave clock signal.
- Arbitration Phase:** Active from the start of cycle 1 to the start of cycle 3.
- Command Phase:** Active during cycle 3.
- Snoop Phase:** Active from the start of cycle 4 to the start of cycle n+5.
- Reply Phase:** Active at the start of cycle n+6.
- Data Transfer:** Active at the start of cycle n+6.

A thick black vertical bar highlights the period from the start of cycle n+5 to the start of cycle n+6, indicating a critical timing window.

The diagram illustrates the timing of various bus signals relative to a clock. The clock cycles are numbered 1 through n+1. The signals and their durations are as follows:

- Bus Clock:** A periodic square wave signal.
- Arbitration:** Shows two periods:  $Tr1$  (from cycle 1 to 4) and  $Tr2$  (from cycle 4 to 6).
- Command:** Shows two periods:  $Tr1$  (from cycle 3 to 4) and  $Tr2$  (from cycle 6 to 7).
- Snoop:** Shows two periods:  $Tr1$  (from cycle 4 to 6) and  $Tr2$  (from cycle 7 to 8).
- Reply:** Shows two periods:  $Tr1$  (from cycle 7 to 8) and  $Tr2$  (from cycle n to n+1).
- Data Transfer:** Shows two periods:  $Tr1$  (from cycle 7 to 8) and  $Tr2$  (from cycle n to n+1).

Fig. 3

Signal Function	Signal Name	Signal Direction <sup>a</sup>	Number of Signals
<b>Global Bus Control Signals</b>			
Bus Clock	OcsbClk	Input	1
Initialization	OcsbReset, OcsbInit	Input	2
Flush	OcsbFlush	Input	1
<b>Arbitration Phase Signals</b>			
Processor Agent Bus Request	OcsbProcBusReq[3:0]	Output	4
Memory or I/O Agent Bus Request	OcsbMemIOBusReq	Output	1
Processor Agent Bus Grant	OcsbProcBusGrant[3:0]	Input	4
Memory or I/O Agent Bus Grant	OcsbMemIOBusGrant	Input	1
<b>Command Phase Signals</b>			
Address Strobe	OcsbAddrStrb	Bidirectional	1
Command	OcsbCmd[3:0]	Bidirectional	4
Address	OcsbAddr[35:0]	Bidirectional	36
<b>Snoop Phase Signals</b>			
Hit a Shared State Cache Line	OcsbHitShrd	Bidirectional	1
Hit a Modified State Cache Line	OcsbHitMod	Bidirectional	1
<b>Reply Phase Signals</b>			
Reply Status	OcsbRplySts[2:0]	Bidirectional	3
Destination Ready for Writes	OcsbDstrnRdy	Bidirectional	1
<b>Data Phase Signals</b>			
Data Ready	OcsbDataRdy	Bidirectional	1
Data	OcsbData[255:0]	Bidirectional	256

MPOC On-Chip System Bus Signals

Fig. 4

Command Type	OcsbCmd[3:0]			
	3	2	1	0
Memory Instruction Read	0	0	0	0
Memory Data Read	0	0	0	1
Memory Read and Invalidate	0	0	1	0
Memory Write	0	0	1	1
I/O Read	0	1	0	0
I/O Write	0	1	0	1
Interrupt Acknowledge	0	1	1	0
Invalidate Acknowledge	0	1	1	1
Special Transactions	Reserved			

Command Types Defined by OcsbCmd[3:0] Signals

Fig. 5






Fig. 7